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Abstract— Demand for DC/DC conversion in HV applications is 
expected to rise because of the increasing number of HVDC 
links using different DC voltage levels. This paper presents a 
DC/AC/DC system consisting of two VSCs connected through an 
inductor. The two VSCs are Alternate Arm Converters (AAC). 
Since the two AACs share the same AC voltage level, they 
cannot be operated at their respective “sweet-spots” at the same 
time. This results in an energy drift in the valves which is 
tackled by additional balancing currents. However, the choice of 
the AC voltage level remains critical as it determines the 
required amount of balancing current, the number of devices 
and the cell topology, influencing greatly the total efficiency and 
volume of the obtained DC/DC converter. A study on a scaled-
down converter highlights the trade-offs affecting the AC 
voltage choice. 
Index Terms--DC-DC power converters, emerging topologies, 
HVDC transmission, multi-level converters 
I. INTRODUCTION 
A. Background 
Offshore wind-farm developments are currently driving 
the development of HVDC transmission in Europe. It has 
become apparent that some connections will require DC to 
DC conversion where links built with different generations of 
cable technology are rated and operated at different voltages 
[1].  
DC/DC converters have been studied for a long time and 
a number of established topologies exist for lower power 
applications [2]. Scaling up such designs to suit HVDC 
applications can prove problematic due to the required 
component ratings [1], [3], [4]. In [1], [5] an alternative has 
been proposed: a front-to-front connected VSC system 
constituting of two DC/AC converters. 
Such a design has the advantage of utilizing standard 
technology which is already under-development such as the 
AAC [6]. VSCs were chosen as this technology lends itself 
best for multi-terminal DC networks [7]. The AAC is an 
alternative to the modular multi-level converter (MMC) 
proposed in [8] utilizing modular cells to generate the AC 
voltage. Compared to the MMC the AAC allows for smaller 
cell stacks as the AC voltage is only generated by one arm 
over each half-cycle. This can therefore reduce the converter 
footprint.  
B. Schematic and Principle of Operation 
The suggested „front-to-front‟ topology utilizes an AC 
intermediate conversion step to provide an interconnection 
between two different DC voltage levels. Two AACs can be 
used to connect both DC links to a shared AC connection 
consisting of a single inductor per phase. Each phase of an 
AAC consists of director switches and a stack of cells (valve) 
in each of its two arms as shown in Fig. 1. The director 
switches direct the AC current either to the positive or 
negative DC terminal. The same action regulates which stack 
of cells is used to generate the AC voltage waveforms. As 
shown in the schematic of Fig. 1, the cells used in the arms 
can be of either half- or full-bridge type, i.e. a charged DC 
capacitor with respectively two or four IGBTs. The choice of 
bridge depends on the over-modulation requirement of the 
converter, that is the factor by which the peak AC voltage is 
greater than the DC terminal voltages. If over-modulation is 
required the arms have to generate a negative voltage, thus 
requiring full-bridge cells. 
This paper investigates a conventional three-phase 
arrangement for the AC-link, but the number of phases is not 
restricted to this value. Rather it is a design trade-off between 
the device number, their ratings and the resulting volume, 
which is of particular relevance for off-shore applications. 
II. AC OPERATING VOLTAGE 
Since the AC part of the proposed DC/AC/DC converter 
is isolated from any AC grids, its parameters can be modified 
to maximise the performance of the converter. Among these 
parameters, the AC voltage magnitude has a number of 
implications on the ratings of the valves as described in the 
following sections. Whenever the AC voltage magnitude 
(    ) is used it refers to the peak line to ground voltage. 
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A. Net energy exchange in a valve 
Due to its operating mechanism, the energy flows inside 
an AAC are mainly dictated by the AC and DC voltage 
levels. The energy exchanged between the AC link and a 
valve is characterised by the AC current and voltage as per 
(1) (    is the angle of the AC current with respect to the AC 
voltage). 
    
         
   
         (1) 
Furthermore, the energy exchanged with the DC link is 
dictated by the DC link voltage and the AC current as shown 
in (2). 
    
      
  
          (2) 
If these two energy flows are matched, i.e.         
(neglecting losses), the valve will have a zero net energy 
exchange at the end of each cycle. In this case the AAC is 
said to operate at its sweet-spot. The difference between the 
two energy flows (energy drift) is affected by the AC voltage 
magnitude. Equation (3) defines an AC voltage such that the 
converter can operate with zero energy drift, i.e. at its sweet-
spot. 
                
   
 
 (3) 
Since the DC/AC/DC converter described in this paper is 
operating two AACs with different DC link voltages through 
a shared AC connection, both converters cannot be operated 
at their respective sweet-spots simultaneously. Thus, either 
one or both AACs will experience a net energy drift over 
time. From (4) it can be found that the energy drift is 
proportional to the incoming AC energy multiplied by a 
function of the relative difference   between the AC and 
sweet-spot voltage, as described in (5) 
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 (5) 
To enable the valves to be rebalanced an overlap period 
(   ) is introduced. This is a period centred around the zero 
crossing of the AC voltage during which both director 
switches in a phase leg are closed as illustrated in Fig. 2. This 
is the instance when an arm hands over the generation of the 
AC converter voltage to the opposite arm. This completes a 
conduction path for a DC balancing current to be run through 
both valves and the DC link. By this mechanism additional 
energy can be exchanged between the DC link and the valves. 
B. Number of cells in valves 
The valves in a phase leg of an AAC can be controlled to 
generate a voltage which either subtracts or adds to the DC 
link voltage as seen from the AC terminal. If the peak AC 
voltage is below that of the DC link pole voltage the valve is 
said to “under-modulate”. “Over-modulation”, on the other 
hand, is required when the peak AC voltage is above that of 
the DC link pole voltage. Equations (6) and (7) describe the 
peak voltage the valve has to be able to generate in the under- 
and over-modulation cases respectively. 
Figure 1. DC/AC/DC system component level example schematic. 
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 (7) 
The larger of the two voltages will dictate the minimum 
number of cells required in each valve. Each cell has a 
nominal cell voltage which we assume to be        in our 
calculations. 
Assuming that the DC link voltages are fixed system 
parameters it can be noted that an increase in AC voltage 
magnitude result in an increased peak valve voltage. In 
under-modulation this is because each valve has to support 
the AC voltage further into the other half cycle due to the 
overlap-period.  
 
Figure 2. Definition of overlap period. 
C. Devices in the conduction path 
The number of devices in the conduction path is an 
indicator for the losses incurred by the system. It depends on 
the number of cells in each valve but also on the type of cell 
used. We have considered half- and full-bridge cells in this 
paper. The former has one and the latter two switching 
devices in the conduction path at all times.  
Full-bridge cells have to be used when the valve is 
required to start over-modulating as it is now required to add 
voltage to the DC link voltage (as supposed to subtract only 
during under-modulation). It is assumed that all cells in a 
valve have to be of the same type for manufacturing reasons. 
Thus at AC voltages greater than half the DC link voltage the 
number of conduction devices makes a sudden jump. This is 
of particular interest as at the sweet-spot voltage the converter 
will always have to over-modulate.  
Thus the reduction in AC and overlap balancing current 
magnitudes at the sweet-spot comes at the expense of an 
increased number of devices in the conduction path. 
D. Minimum cell capacitor size 
The energy level of the cell capacitors will fluctuate 
during an AC cycle, even if the net-energy exchange of the 
valve is zero. This is because the energy exchanges with both 
the DC and AC links are not necessarily matched at every 
point during the half cycle when a valve will be in 
conduction. 
Cell capacitors are typically designed to operate within a 
voltage band. Due to the energy fluctuations it is important to 
size them such that the peak energy deviation during a cycle 
does not result in a cell voltage outside the allowed range.  
When finding the peak energy deviation from the steady 
state energy level it is important to consider the effects of the 
balancing currents which will rebalance the valve energy 
each cycle. The minimum cell capacitance (  ) can be 
calculated from the peak absolute energy deviations (    ) 
and the number of cells in a valve (  ) as per (8).  
   
     
      
 (8) 
The value of     depends on whether the peak energy 
deviation causes energy to be absorbed or released by the 
cells. This will determine whether the upper or lower limits 
on the cell voltage are used (    and     respectively) as per (9). 
The limits used in this paper are            and     
      . The larger of the two capacitance values calculated 
for the largest positive and negative energy deviation this way 
should be considered.  
     
   
    
         
  
     
         
  (9) 
The AC voltage will affect the energy exchanges with the 
AC and DC links and thus also the intra cycle energy 
deviations. The energy deviations are estimates during 
normal steady state operation. Thus an additional safety 
margin should be considered for cell capacitance. This will 
help to deal with extraordinary energy deviations due to 
significant current ramps, such as faults. 
III. TRADE-OFFS ILLUSTRATED FOR SAMPLE SYSTEM 
A. Model Parameters 
A simulation model has been developed in Simulink to 
verify the operation and control of the system. Although this 
converter topology is suitable for very high voltage 
applications in the hundreds of kilovolts, the model was made 
for significantly lower voltages to keep the model complexity 
(principally the number of cells) low to allow a reasonable 
simulation time. The cell parameters were arbitrarily selected 
as 7 mF at 1.8 kV. The model parameters are listed below: 
 ±30 MW power transfer capability 
 AC frequency: 50 Hz 
 HV1 DC link voltage: ±25 kV 
 HV2 DC link voltage: ±15 kV 
 DC/DC step ratio: 1.67 
 Phase inductance: 0.2 PU 
 Arm inductance: 0.02 PU 
 Overlap period:         . 
B. Electrical Losses 
As this topology entails two conversion steps power 
losses may become an issue. The losses have been estimated 
using the time-domain data, from the simulation model, 
which are then passed through a post-processing script which 
has been introduced in [5]. The script incorporates device 
specific data on conduction and switching losses (based on 
Toshiba‟s MG1200FXF1US53 IEGT package). Also 
included in the loss estimation are the conduction losses of 
the inductors. Their resistive losses have been estimated using 
their inductance and an assumed quality factor of 80. 
The losses were calculated for four AC voltages: at either 
sweet-spot voltage (        and        ) and at half of the 
DC link pole-to-pole voltages. The power loss results have 
been summarized in table I. It can be noted that a peak AC 
voltage magnitude of       provided the lowest losses and 
resulted in the highest estimated system efficiency of 98.5 %.  
Table I. Loss results 
Peak AC 
Voltage [kV] 
Losses per phase leg [kW] 
AAC1 
(HV1) 
AAC2 
(HV2) 
System 
total 
System 
Efficiency [%] 
15.0 123 70 193 98.1 
19.1 89 77 166 98.4 
25.0 63 89 152 98.5 
31.8 69 100 169 98.3 
Principally the current magnitude and the number of 
switching devices in the conduction path are the most 
important factors affecting the losses. From Fig. 2 it can be 
seen that the total number of devices per arm pair (AAC1 + 
AAC2) increases significantly above AC voltages of 25 kV as 
the AAC1will require full-bridge cells. AAC2 will require 
full-bridge cells for all tested AC voltages above 15 kV. 
At this point the balancing currents in both AACs are very 
similar in magnitude (Fig. 3). This implies that the energy 
imbalance is fairly evenly split between both converters. 
Furthermore, the DC balancing currents showed in Fig. 3 
indicate the relative amount of energy that each converter has 
to balance in order to cope with the fact that they run away 
from their respective sweet-spots and follow the trend 
described in (5). 
These aspects indicate why at this voltage the best system 
efficiency was achieved. This AC voltage magnitude appears 
to be the best trade-off between system current magnitudes 
and the number of devices in the conduction path which 
experiences losses due to these currents. 
The notion that the optimal AC operating voltage, from a 
losses point of view, is half of the DC voltage is also reflected 
in the individual converter losses with respect to AC voltage. 
In table I it can be seen that AAC1 (HV1 side) has the lowest 
losses also at 25 kV. It is shown that losses also increase for 
AAC2 when the system is operated at an AC voltage 
magnitude above half of the DC voltage of HV2 (15 kV).  
Overall the best efficiency was achieved at 25 kV which 
corresponds to the DC terminal voltage of HV1. Thus AAC1 
which has the highest number of cells only requires half-
bridge cells as it does not need to over-modulate. As a 
consequence, only one semiconductor device per cell is in the 
conduction path which counter-weights the still present 
balancing current in the AAC1. It represents the best 
operating point for trading-off between the system currents 
and devices in the conduction path. 
 
Figure 3. Number of switching devices in conduction path per valve for 
different AC voltages for test system.  
 
Figure 4.. System currents in for a power transfer of       for different 
AC voltages. 
C. System Volume due to cell stacks 
The intra-cycle energy deviations for AAC1, taking the 
rebalancing effect of the overlap currents into account, are 
shown in Fig. 5. It can be seen that the smallest absolute 
energy deviation occurs at about 29 kV, just below the sweet-
spot voltage of 31.8 kV.  
Fig. 6 shows the sum of the cell capacitances per valve for 
both converters for a range of AC voltages. It can be seen that 
at a peak AC voltage of 29 kV the capacitance required per 
valve in AAC1 is also minimised. Furthermore it can be 
noted that the system wide minimum is not far off this 
voltage either (red line). Whilst this operating point will 
minimise the volume of the converter due to the cell 
capacitors it also lies above 25 kV and will not be the most 
efficient AC voltage to operate at. 
It should be noted from Fig. 6 though that the minimum 
system capacitance increases with decreasing AC voltage 
starting from 29 kV. The difference in total system 
capacitance between 29 kV and 25 kV however is relatively 
small. Thus 25 kV might be a good trade-off voltage as it 
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minimises the losses with whilst being very close to the 
capacitance minimum.  
 
Figure 5. Energy deviation in valve in AAC1 (HV1 side) over one AC 
cycle for different AC voltages. 
 
Figure 6. Total capacitance per valve and valve pairs with respect to AC 
voltage. 
IV. CONCLUSION 
The AC voltage magnitude of the AC link in a 
DC/AC/DC system is fully internalised in this system. Thus, 
the choice of AC operating voltage is not limited by any grid 
codes. Instead this voltage can be chosen depending on the 
system design objectives.  
It has been shown that a peak AC voltage magnitude 
equal to half of the higher of the two DC link voltages 
achieves the best system efficiency (up to 98.5 %). This is 
because it is the highest AC voltage up to which the 
converter, with the largest number of cells per valve can 
operate using half-bridge cells only. A higher AC voltage 
requires the use of full-bridge cells in the valve and thus 
requires at least twice as many switching devices in the 
conduction path in each valve.  
The converters used in the system presented are AACs which 
possess a combination of DC and AC voltages at which the 
energy exchange between the valve and the DC as well as AC 
links are matched. In the system the two DC links voltages 
are different and both converters share a common AC 
voltage. Thus it is impossible to operate both converters at 
their respective sweet-spots simultaneously. 
This necessitates the use of balancing currents. The results 
have indicated that that the total system losses can be reduced 
if the balancing current duty is split equally between both 
converters. Thus the AC voltage can be chosen such that the 
losses incurred in the cells and inductors are minimised 
across the system. 
A significant portion of volume in each cell is due to the 
cell capacitance. Thus if the design objective is to minimise 
the system footprint it is vital to reduce the cell capacitance 
and thus the system‟s total volume. It has been shown that 
this can be done by minimising the inter-cycle energy 
deviation. The system‟s minimum for the test system 
however was found to be at an AC voltage above 25 kV.  
Thus there exists a trade-off between the volume of the 
converter and the losses incurred in the inductors and 
switching devices. It is therefore conceivable that the AC 
voltage can be used to improve the system‟s design for a 
specific application area such as for off- or on-shore use. 
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